Datasheet ADG611, ADG612, ADG613 (Analog Devices) - 10

制造商Analog Devices
描述1 pC Charge Injection, 100 pA Leakage, CMOS, ±5 V/+5 V/+3 V, Quad SPST Switches
页数 / 页16 / 10 — ADG611/ADG612/ADG613. TERMINOLOGY V. VINH. IINL, IINH. CS(OFF). ISS. …
修订版A
文件格式/大小PDF / 364 Kb
文件语言英语

ADG611/ADG612/ADG613. TERMINOLOGY V. VINH. IINL, IINH. CS(OFF). ISS. CD(OFF). GND. CD(ON), CS(ON). CIN. tON. VD (VS). tOFF. RON. Charge Injection

ADG611/ADG612/ADG613 TERMINOLOGY V VINH IINL, IINH CS(OFF) ISS CD(OFF) GND CD(ON), CS(ON) CIN tON VD (VS) tOFF RON Charge Injection

该数据表的模型线

文件文字版本

link to page 11 link to page 11
ADG611/ADG612/ADG613 TERMINOLOGY V VINH DD
Most positive power supply potential. Minimum input voltage for Logic 1.
V IINL, IINH SS
Most negative power supply potential. Input current of the digital input.
I CS(OFF) DD
Positive supply current. Off switch source capacitance. Measured with reference to ground.
ISS
Negative supply current.
CD(OFF)
Off switch drain capacitance. Measured with reference
GND
to ground. Ground (0 V) reference.
CD(ON), CS(ON) S
On switch capacitance. Measured with reference to ground. Source terminal. Can be an input or output.
CIN D
Digital input capacitance. Drain terminal. Can be an input or output.
tON IN
Delay between applying the digital control input and the output Logic control input. switching on (see Figure 17).
VD (VS) tOFF
Analog voltage on Terminal D and Terminal S. Delay between applying the digital control input and the output
RON
switching off (see Figure 17). Ohmic resistance between Terminal D and Terminal S.
Charge Injection ΔRON
A measure of the glitch impulse transferred from the digital On-resistance match between any two channels, that is, input to the analog output during switching. RONMAX − RONMIN.
Off Isolation RFLAT(ON)
A measure of unwanted signal coupling through an off switch. Flatness is defined as the difference between the maximum and
Crosstalk
minimum value of on resistance as measured over the specified A measure of unwanted signal that is coupled through from one analog signal range. channel to another as a result of parasitic capacitance.
IS(OFF) On Response
Source leakage current with the switch off. Frequency response of the on switch.
ID(OFF) Insertion Loss
Drain leakage current with the switch off. Loss due to the on resistance of the switch.
ID(ON), IS(ON)
Channel leakage current with the switch on.
VINL
Maximum input voltage for Logic 0. Rev. A | Page 10 of 16 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION PRODUCT HIGHLIGHTS TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS DUAL-SUPPLY OPERATION SINGLE-SUPPLY OPERATION ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS TERMINOLOGY TEST CIRCUITS APPLICATIONS INFORMATION OUTLINE DIMENSIONS ORDERING GUIDE