Datasheet ADM803, ADM809, ADM810 (Analog Devices) - 4

制造商Analog Devices
描述Microprocessor Supervisory Circuits in 3-Lead SC70 and SOT-23
页数 / 页11 / 4 — ADM803/ADM809/ADM810. Data Sheet. ABSOLUTE MAXIMUM RATINGS. Table 3. …
文件格式/大小PDF / 211 Kb
文件语言英语

ADM803/ADM809/ADM810. Data Sheet. ABSOLUTE MAXIMUM RATINGS. Table 3. Reset Threshold Options. Table 2. RESET Model. Threshold (V)

ADM803/ADM809/ADM810 Data Sheet ABSOLUTE MAXIMUM RATINGS Table 3 Reset Threshold Options Table 2 RESET Model Threshold (V)

该数据表的模型线

文件文字版本

ADM803/ADM809/ADM810 Data Sheet ABSOLUTE MAXIMUM RATINGS
TA = 25°C, unless otherwise noted.
Table 3. Reset Threshold Options Table 2. RESET Model Threshold (V) Parameter Ratings
ADM8xxL 4.63 V ADM8xxM 4.38 CC −0.3 V to +6 V RESET, RESET (Push-Pull) −0.3 V to V ADM8xxJ (ADM809/ADM810 Only) 4.00 CC + 0.5 V RESET (Open-Drain) −0.3 V to +6.0 V ADM8xxT 3.08 Input Current ADM8xxS 2.93 V ADM8xxR 2.63 CC 20 mA Output Current ADM8xxZ 2.32 RESET, RESET 20 mA Rate of Rise, VCC 100 V/μs
V V V V
θ
REF REF REF REF V
JA Thermal Impedance
CC
SC70 146°C/W SOT-23 270°C/W
RESET t1 t1
Lead Temperature (Soldering, 10 sec) 300°C Vapor Phase (60 sec) 215°C
t1 = RESET TIME = 240ms TYP
003
V
Infrared (15 sec) 220°C
REF = RESET VOLTAGE THRESHOLD
03736- Storage Temperature Range −65°C to +150°C Figure 2. Power Fail Reset Timing Stresses at or above those listed under Absolute Maximum
ESD CAUTION
Ratings may cause permanent damage to the product. This is a stress rating only; functional operation of the product at these or any other conditions above those indicated in the operational section of this specification is not implied. Operation beyond the maximum operating conditions for extended periods may affect product reliability. Rev. I | Page 4 of 11 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAMS GENERAL DESCRIPTION TABLE OF CONTENTS REVISION HISTORY SPECIFICATIONS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TYPICAL PERFORMANCE CHARACTERISTICS INTERFACING TO OTHER DEVICES ENSURING A VALID RESET OUTPUT DOWN TO VCC = 0 V BENEFITS OF AN ACCURATE RESET THRESHOLD INTERFACING TO MICROPROCESSORS WITH MULTIPLE INTERRUPTS OUTLINE DIMENSIONS ORDERING GUIDE