Datasheet MSPM0C110, MSPS003 (Texas Instruments) - 9

link to page 9 link to page 32
MSPM0C1104 , MSPM0C1103 www.ti.com
SLASF90C – OCTOBER 2023 – REVISED FEBRUARY 2025
Table 6-1. Pin Attributes (continued) PIN FUNCTION PIN NUMBER PINCM I/O x PIN Structure ANALOG DIGITAL
(1)
NAME 20 VSSOP 20 TSSOP 20 WQFN 16 SOT 8 SOT 8 WSON 8 DSBGA
29 PA28 A5 TIMA0_C0[2] / UART0_RX[3] / TIMG8_IDX[4] 3 3 1 2 - - - Standard (1) PINCM.PF and PINCM.PC in IOMUX must be set to 0 for analog functions like ADC inputs. Each digital I/O on a device is mapped to a specific Pin Control Management Register (PINCMx) that lets users configure the desired Pin Function using the PINCM.PF control bits.
Table 6-2. Digital IO Features by IO Type DRIVE INVERSION HYSTERESIS PULLUP PULLDOWN IO Structure STRENGTH CONTROL CONTROL RESISTOR RESISTOR CONTROL
Standard-drive Y Y Y 5V tolerant open-drain Y Y Y
6.3 Signal Descriptions PIN NO.
(1)
PIN FUNCTION SIGNAL NAME TYPE
(2)
DESCRIPTION 20 VSSOP 20 TSSOP 20 WQFN 16 SOT 8 SOT 8 WSON 8 DSBGA
A0 2 2 20 - 1 1 B1 I ADC0 analog input 0 A1 1 1 19 1 - - - I ADC0 analog input 1 A2 20 20 18 16 - - - I ADC0 analog input 2 A3 19 19 17 15 8 8 A1 I ADC0 analog input 3 A4 17 17 15 13 - - - I ADC0 analog input 4 ADC A5 3 3 1 2 - - - I ADC0 analog input 5 A6 16 16 14 12 7 7 C1 I ADC0 analog input 6 A7 14 14 12 10 - - - I ADC0 analog input 7 A8 12 - 10 - - - - I ADC0 analog input 8 A9 13 13 11 9 - - - I ADC0 analog input 9 14, 14, 12, 10, Clock CLK_OUT - - - O Configurable clock output 17 17 15 13 SWDIO 15 15 13 11 6 6 D1 I/O Serial wire debug data input/output Debug SWCLK 16 16 14 12 7 7 C1 I Serial wire debug input clock Copyright © 2025 Texas Instruments Incorporated Submit Document Feedback 9 Product Folder Links: MSPM0C1104 MSPM0C1103 Document Outline 1 Features 2 Applications 3 Description 4 Functional Block Diagram Table of Contents 5 Device Comparison 6 Pin Configuration and Functions 6.1 Pin Diagrams 6.2 Pin Attributes 6.3 Signal Descriptions 6.4 Connections for Unused Pins 7 Specifications 7.1 Absolute Maximum Ratings 7.2 ESD Ratings 7.3 Recommended Operating Conditions 7.4 Thermal Information 7.5 Supply Current Characteristics 7.5.1 RUN/SLEEP Modes 7.5.2 STOP/STANDBY Modes 7.5.3 SHUTDOWN Mode 7.6 Power Supply Sequencing 7.6.1 POR and BOR 7.6.2 Power Supply Ramp 7.7 Flash Memory Characteristics 7.8 Timing Characteristics 7.9 Clock Specifications 7.9.1 System Oscillator (SYSOSC) 7.9.2 Low Frequency Oscillator (LFOSC) 7.10 Digital IO 7.10.1  Electrical Characteristics 7.10.2 Switching Characteristics 7.11 ADC 7.11.1 Electrical Characteristics 7.11.2 Switching Characteristics 7.11.3 Linearity Parameters 7.11.4 Typical Connection Diagram 7.12 Temperature Sensor 7.13 VREF 7.13.1 Voltage Characteristics 7.13.2 Electrical Characteristics 7.14 I2C 7.14.1 I2C Characteristics 7.14.2 I2C Filter 7.14.3 I2C Timing Diagram 7.15 SPI 7.15.1 SPI 7.15.2 SPI Timing Diagrams 7.16 UART 7.17 TIMx 7.18 Windowed Watchdog Characteristics 7.19 Emulation and Debug 7.19.1 SWD Timing 8 Detailed Description 8.1 CPU 8.2 Operating Modes 8.2.1 Functionality by Operating Mode (MSPM0C110x) 8.3 Power Management Unit (PMU) 8.4 Clock Module (CKM) 8.5 DMA 8.6 Events 8.7 Memory 8.7.1 Memory Organization 8.7.2 Peripheral File Map 8.7.3 Peripheral Interrupt Vector 8.8 Flash Memory 8.9 SRAM 8.10 GPIO 8.11 IOMUX 8.12 ADC 8.13 Temperature Sensor 8.14 VREF 8.15 CRC 8.16 UART 8.17 SPI 8.18 I2C 8.19 WWDT 8.20 Timers (TIMx) 8.21 Device Analog Connections 8.22 Input/Output Diagrams 8.23 Serial Wire Debug Interface 8.24 Device Factory Constants 8.25 Identification 9 Applications, Implementation, and Layout 9.1 Typical Application 9.1.1 Schematic 10 Device and Documentation Support 10.1 Device Nomenclature 10.2 Tools and Software 10.3 Support Resources 10.4 Trademarks 10.5 Electrostatic Discharge Caution 10.6 Glossary 11 Revision History 12 Mechanical, Packaging, and Orderable Information