Datasheet AD7732 (Analog Devices) - 5

link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 4 link to page 5 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6 link to page 6
AD7732 Parameter Min Typ Max Unit Test Conditions/Comments
RA, RB, RC, RD Pin Impedance1, 9 25 31 kΩ Input Resistor Matching 0.2 % Input Resistor Temp. Coefficient –30 ppm/°C REFERENCE INPUTS REFIN(+) to REFIN(–) Voltage1, 10 2.475 2.5 2.525 V NOREF Trigger Voltage 0.5 V NOREF Bit in Channel Status Register REFIN(+), REFIN(–) Common-Mode Voltage1 0 AVDD V Reference Input DC Current11 400 μA SYSTEM CALIBRATION1, 12 Full-Scale Calibration Limit +1.05 × FS V Zero-Scale Calibration Limit –1.05 × FS V Input Span 0.8 × FS 2.1 × FS V LOGIC INPUTS Input Current ±1 μA Input Current CS ±10 μA CS = DVDD –40 μA CS = DGND, Internal Pull-Up Resistor Input Capacitance 5 pF V 1 T+ 1.4 2 V DVDD = 5 V V 1 T– 0.8 1.4 V DVDD = 5 V V 1 T+ – VT– 0.3 0.85 V DVDD = 5 V V 1 T+ 0.95 2 V DVDD = 3 V VT– 1 0.4 1.1 V DVDD = 3 V V 1 T+ – VT– 0.3 0.85 V DVDD = 3 V MCLK IN ONLY Input Current ±10 μA Input Capacitance 5 pF VINL Input Low Voltage 0.8 V DVDD = 5 V VINH Input High Voltage 3.5 V DVDD = 5 V VINL Input Low Voltage 0.4 V DVDD = 3 V VINH Input High Voltage 2.5 V DVDD = 3 V LOGIC OUTPUTS13 VOL Output Low Voltage 0.4 V ISINK = 800 μA, DVDD = 5 V VOH Output High Voltage 4.0 V ISOURCE = 200 μA, DVDD = 5 V VOL Output Low Voltage 0.4 V ISINK = 100 μA, DVDD = 3 V VOH Output High Voltage DVDD – 0.6 V ISOURCE = 100 μA, DVDD = 3 V Floating State Leakage Current ±1 μA Floating State Leakage Capacitance 3 pF P0, P1 INPUTS/OUTPUTS Levels Referenced to Analog Supplies Input Current ±10 μA VINL Input Low Voltage 0.8 V AVDD = 5 V VINH Input High Voltage 3.5 V AVDD = 5 V VOL Output Low Voltage 0.4 V ISINK = 7 mA, See Abs. Max. Ratings VOH Output High Voltage 4.0 V ISOURCE = 200 μA, AVDD = 5 V POWER REQUIREMENTS AVDD–AGND Voltage 4.75 5.25 V DVDD–DGND Voltage 4.75 5.25 V 2.70 3.60 V AVDD Current (Normal Mode) 13.5 15.9 mA AVDD = 5 V DVDD Current (Normal Mode)14 2.8 3.1 mA DVDD = 5 V DVDD Current (Normal Mode) 14 1.0 1.5 mA DVDD = 3 V Rev. A | Page 4 of 32 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM REVISION HISTORY AD7732—SPECIFICATIONS Table 1. (–40°C to +105°C; AVDD = 5 V ± 5%; DVDD = 2.7 V to 3.6 V, or 5 V ± 5%; BIAS (all), REFIN(+) = 2.5 V; REFIN(–) = AGND; RA, RB, RC, RD open circuit; AIN Range = ±10 V; fMCLKIN = 6.144 MHz; unless otherwise noted.) TIMING SPECIFICATIONS Table 2. (AVDD = 5 V ± 5%; DVDD = 2.7 V to 3.6 V, or 5 V ± 5%; Input Logic 0 = 0 V; Logic 1 = DVDD; unless otherwise noted.) ABSOLUTE MAXIMUM RATINGS Table 3. TA = 25°C, unless otherwise noted. TYPICAL PERFORMANCE CHARACTERISTICS OUTPUT NOISE AND RESOLUTION SPECIFICATION Chopping Enabled Table 4. Typical Output RMS Noise in µV vs. Conversion Time and Input Range with Chopping Enabled Table 5. Typical Effective Resolution in Bits vs. Conversion Time and Input Range with Chopping Enabled Table 6. Typical Peak-to-Peak Resolution in Bits vs. Conversion Time and Input Range with Chopping Enabled Chopping Disabled Table 7. Typical Output RMS Noise in µV vs. Conversion Time and Input Range with Chopping Disabled Table 8. Typical Effective Resolution in Bits vs. Conversion Time and Input Range with Chopping Disabled Table 9. Typical Peak-to-Peak Resolution in Bits vs. Conversion Time and Input Range with Chopping Disabled PIN CONFIGURATIONS AND FUNCTIONAL DESCRIPTIONS Table 10. Pin Function Descriptions—28-Lead TSSOP REGISTER DESCRIPTION Table 11. Register Summary Table 12. Operational Mode Summary Table 13. Input Range Summary Register Access Communications Register Table 14. I/O Port Register Revision Register Test Register ADC Status Register Checksum Register ADC Zero-Scale Calibration Register ADC Full-Scale Register Channel Data Registers Channel Zero-Scale Calibration Registers Channel Full-Scale Calibration Registers Channel Status Registers Channel Setup Registers Table 15. Channel Conversion Time Registers Mode Register DIGITAL INTERFACE DESCRIPTION Hardware Reset Access the AD7732 Registers Single Conversion and Reading Data Dump Mode Continuous Conversion Mode Continuous Read (Continuous Conversion) Mode CIRCUIT DESCRIPTION Analog Front End Analog Input’s Extended Voltage Range Table 16. Extended Input Voltage Range, Nominal Voltage Range ±10 V, 16 Bits, CLAMP = 0 Table 17. Extended Input Voltage Range, Nominal Voltage Range 0 V to +10 V, 16 Bits, CLAMP = 0 Chopping Multiplexer, Conversion, and Data Output Timing Sigma-Delta ADC Frequency Response Voltage Reference Inputs Reference Detect I/O Port Calibration ADC Zero-Scale Self-Calibration Per Channel System Calibration High Common-Mode Voltage Application OUTLINE DIMENSIONS Ordering Guide