Datasheet AD7811, AD7812 (Analog Devices) - 2
| 制造商 | Analog Devices |
| 描述 | 10-Bit, 8-Channel, 350 kSPS, Serial A/D Converter |
| 页数 / 页 | 24 / 2 — AD7811/AD7812–SPECIFICATIONS (VDD = 2.7 V to 3.6 V, VDD = 5 V. 10%, GND = … |
| 修订版 | C |
| 文件格式/大小 | PDF / 336 Kb |
| 文件语言 | 英语 |
AD7811/AD7812–SPECIFICATIONS (VDD = 2.7 V to 3.6 V, VDD = 5 V. 10%, GND = 0 V, VREF = VDD. [EXT]. All specifications –40
该数据表的模型线
文件文字版本
link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3 link to page 3
AD7811/AD7812–SPECIFICATIONS (VDD = 2.7 V to 3.6 V, VDD = 5 V
ⴞ
10%, GND = 0 V, VREF = VDD [EXT]. All specifications –40
ⴗ
C to +105
ⴗ
C unless otherwise noted.) Parameter Y Version Unit Test Conditions/Comments
DYNAMIC PERFORMANCE fIN = 30 kHz Any Channel, fSAMPLE = 350 kHz Signal to (Noise + Distortion) Ratio1 58 dB min VREF Internal or External Total Harmonic Distortion (THD)1 –66 dB max Peak Harmonic or Spurious Noise1 –80 dB typ Intermodulation Distortion1, 2 fa = 29 kHz, fb = 30 kHz Second Order Terms –67 dB max Third Order Terms –67 dB max Channel-to-Channel Isolation1, 2 –80 dB typ fIN = 20 kHz DC ACCURACY Any Channel Resolution 10 Bits Minimum Resolution for Which No Missing Codes are Guaranteed 10 Bits Relative Accuracy1 ±1 LSB max Differential Nonlinearity1 ±1 LSB max Gain Error1 ±2 LSB max Gain Error Match1 ±0.75 LSB max Offset Error1 ±2 LSB max Offset Error Match1 ±0.75 LSB max ANALOG INPUT Input Voltage Range 0 V min VREF V max Input Leakage Current2 ±1 µA max Input Capacitance2 20 pF max REFERENCE INPUTS2 VREF Input Voltage Range 1.2 V min VDD V max Input Leakage Current ±3 µA max Input Capacitance 20 pF max ON-CHIP REFERENCE Nominal 2.5 V Reference Error ±2.5 % max Temperature Coefficient 50 ppm/°C typ LOGIC INPUTS2 VINH, Input High Voltage 2.4 V min VDD = 5 V ± 10% VINL, Input Low Voltage 0.8 V max VDD = 5 V ± 10% VINH, Input High Voltage 2 V min VDD = 3 V ± 10% VINL, Input Low Voltage 0.4 V max VDD = 3 V ± 10% Input Current, IIN ±1 µA max Typically 10 nA, VIN = 0 V to VDD Input Capacitance, CIN 8 pF max LOGIC OUTPUTS Output High Voltage, VOH ISOURCE = 200 µA 4 V min VDD = 5 V ± 10% 2.4 V min VDD = 3 V ± 10% Output Low Voltage, VOL ISINK = 200 µA 0.4 V max High Impedance Leakage Current ±1 µA max High Impedance Capacitance 15 pF max CONVERSION RATE Conversion time 2.3 µs max Track/Hold Acquisition Time1 200 ns max –2– REV. B C Document Outline Features General Description Product Highlights Functional Block Diagram Specifications Timing Characteristics Absolute Maximum Ratings ESD Caution Pin Configurations Pin Function Descriptions Terminology Signal to (Noise + Distortion) Ratio Total Harmonic Distortion Peak Harmonic or Spurious Noise Intermodulation Distortion Channel-to-Channel Isolation Relative Accuracy Differential Nonlinearity Offset Error Offset Error Match Gain Error Gain Error Match Track/Hold Acquisition Time Control Register (AD7811) Control Register (AD7812) Circuit Description Converter Operation Typical Connection Diagram Analog Input DC Acquisition Time AC Acquisition Time On-Chip Reference ADC Transfer Function Power-Down Options Power-On-Reset Power-Up Times Mode 2 Full Power-Down (PD1 = 1, PD0 = 0) Mode 2 Partial Power-Down (PD1 = 0, PD0 = 1) Power vs. Throughput Operating Modes Mode 1 Operation (High Speed Sampling) Mode 2 Operation (Automatic Power-Down) Serial Interface Simplifying the Serial Interface Microprocessor Interfacing AD7811/AD7812 to PIC16C6x/7x AD7811/AD7812 to MC68HC11 AD7811/AD7812 to 8051
AD7811/AD7812–SPECIFICATIONS (VDD = 2.7 V to 3.6 V, VDD = 5 V
ⴞ
10%, GND = 0 V, VREF = VDD [EXT]. All specifications –40
ⴗ
C to +105
ⴗ
C unless otherwise noted.) Parameter Y Version Unit Test Conditions/Comments
DYNAMIC PERFORMANCE fIN = 30 kHz Any Channel, fSAMPLE = 350 kHz Signal to (Noise + Distortion) Ratio1 58 dB min VREF Internal or External Total Harmonic Distortion (THD)1 –66 dB max Peak Harmonic or Spurious Noise1 –80 dB typ Intermodulation Distortion1, 2 fa = 29 kHz, fb = 30 kHz Second Order Terms –67 dB max Third Order Terms –67 dB max Channel-to-Channel Isolation1, 2 –80 dB typ fIN = 20 kHz DC ACCURACY Any Channel Resolution 10 Bits Minimum Resolution for Which No Missing Codes are Guaranteed 10 Bits Relative Accuracy1 ±1 LSB max Differential Nonlinearity1 ±1 LSB max Gain Error1 ±2 LSB max Gain Error Match1 ±0.75 LSB max Offset Error1 ±2 LSB max Offset Error Match1 ±0.75 LSB max ANALOG INPUT Input Voltage Range 0 V min VREF V max Input Leakage Current2 ±1 µA max Input Capacitance2 20 pF max REFERENCE INPUTS2 VREF Input Voltage Range 1.2 V min VDD V max Input Leakage Current ±3 µA max Input Capacitance 20 pF max ON-CHIP REFERENCE Nominal 2.5 V Reference Error ±2.5 % max Temperature Coefficient 50 ppm/°C typ LOGIC INPUTS2 VINH, Input High Voltage 2.4 V min VDD = 5 V ± 10% VINL, Input Low Voltage 0.8 V max VDD = 5 V ± 10% VINH, Input High Voltage 2 V min VDD = 3 V ± 10% VINL, Input Low Voltage 0.4 V max VDD = 3 V ± 10% Input Current, IIN ±1 µA max Typically 10 nA, VIN = 0 V to VDD Input Capacitance, CIN 8 pF max LOGIC OUTPUTS Output High Voltage, VOH ISOURCE = 200 µA 4 V min VDD = 5 V ± 10% 2.4 V min VDD = 3 V ± 10% Output Low Voltage, VOL ISINK = 200 µA 0.4 V max High Impedance Leakage Current ±1 µA max High Impedance Capacitance 15 pF max CONVERSION RATE Conversion time 2.3 µs max Track/Hold Acquisition Time1 200 ns max –2– REV. B C Document Outline Features General Description Product Highlights Functional Block Diagram Specifications Timing Characteristics Absolute Maximum Ratings ESD Caution Pin Configurations Pin Function Descriptions Terminology Signal to (Noise + Distortion) Ratio Total Harmonic Distortion Peak Harmonic or Spurious Noise Intermodulation Distortion Channel-to-Channel Isolation Relative Accuracy Differential Nonlinearity Offset Error Offset Error Match Gain Error Gain Error Match Track/Hold Acquisition Time Control Register (AD7811) Control Register (AD7812) Circuit Description Converter Operation Typical Connection Diagram Analog Input DC Acquisition Time AC Acquisition Time On-Chip Reference ADC Transfer Function Power-Down Options Power-On-Reset Power-Up Times Mode 2 Full Power-Down (PD1 = 1, PD0 = 0) Mode 2 Partial Power-Down (PD1 = 0, PD0 = 1) Power vs. Throughput Operating Modes Mode 1 Operation (High Speed Sampling) Mode 2 Operation (Automatic Power-Down) Serial Interface Simplifying the Serial Interface Microprocessor Interfacing AD7811/AD7812 to PIC16C6x/7x AD7811/AD7812 to MC68HC11 AD7811/AD7812 to 8051