Datasheet STUSB4500L (STMicroelectronics) - 3

STUSB4500L Inputs/outputs 2 Inputs/outputs 2.1 Pinout Figure 2. QFN-24 pin connections (top view) 7 2 V V _2 _1 A T G S G R D E Y E _3 E D R R P L V V VS V R A CC1DB 1 24 23 22 21 20 19 VBUS_VS_DISCH 18 CC1 2 17 A_B_SIDE NU 3 16 VBUS_EN_SNK CC2 EP 4 15 GPIO 5 14 CC2DB RP_1A5 13 6 ADDR1 RESET 7 8 9 10 11 12 L A H D H 0 C N C S D C S IS G A D T DDR T A A Figure 3. WLCSP-25 pin connections (top view) 1 2 3 4 5 VBUS_VS VREG RP_3A VREG VDD A _DISCH _1V2 _2V7 B VSYS ALERT
-
CC1DB CC1 VBUS_ A_B_ C EN_SNK
-
SIDE CC2DB CC2 D GPIO ADDR1 ADDR0 RESET SCL E RP_1A5 ATTACH GND DISCH SDA DS13102
-
Rev 2 page 3/32
Document Outline Cover image Product status link / summary Product status link / summary Features Applications Description 1 Functional description 1.1 Block overview 2 Inputs/outputs 2.1 Pinout 2.2 Pin description 2.2.1 CC1 / CC2 2.2.2 CC1DB / CC2DB 2.2.3 RESET 2.2.4 I²C interface pins 2.2.5 DISCH 2.2.6 GND 2.2.7 ATTACH 2.2.8 RP_3A/RP_1A5 2.2.9 GPIO 2.2.10 VBUS_EN_SNK 2.2.11 A_B_SIDE 2.2.12 VBUS_VS_DISCH 2.2.13 VREG_1V2 2.2.14 VSYS 2.2.15 VREG_2V7 2.2.16 VDD 3 Description of the features 3.1 CC interface 3.2 VBUS power path control 3.2.1 VBUS monitoring 3.2.2 VBUS discharge 3.2.3 VBUS power path assertion 3.3 Dead battery mode 3.4 High voltage protections 3.5 Hardware fault management 3.6 Debug accessory mode detection 4 I²C Interface 4.1 Read and write operations 4.2 Timing specifications 5 Start-up configuration 5.1 User-defined parameters 5.2 Default start-up configuration 6 Application 6.1 General information 6.1.1 Power supplies 6.1.2 Connection to MCU or application processor 6.2 Typical application 7 Electrical characteristics 7.1 Absolute maximum ratings 7.2 Operating conditions 7.3 Electrical and timing characteristics 8 Package information 8.1 QFN-24 EP (4x4) package information 8.2 WLCSP (2.6x2.6x0.5) 25 bumps package information 8.3 Thermal information 9 Terms and abbreviations Revision history