Datasheet ADG1221, ADG1222, ADG1223 (Analog Devices) - 5
| 制造商 | Analog Devices |
| 描述 | Low Capacitance, Low Charge Injection, ±15 V/+12 V iCMOS Dual SPST Switches |
| 页数 / 页 | 16 / 5 — Data Sheet. ADG1221/ADG1222/ADG1223. Temperature. Parameter. 25°C. –40°C … |
| 修订版 | B |
| 文件格式/大小 | PDF / 451 Kb |
| 文件语言 | 英语 |
Data Sheet. ADG1221/ADG1222/ADG1223. Temperature. Parameter. 25°C. –40°C to +85°C. –40°C to +125°C. Unit. Test Conditions/Comments
该数据表的模型线
文件文字版本
link to page 13 link to page 13 link to page 13 link to page 13 link to page 13 link to page 14 link to page 14 link to page 14 link to page 13
Data Sheet ADG1221/ADG1222/ADG1223 Temperature Parameter 25°C –40°C to +85°C –40°C to +125°C Unit Test Conditions/Comments
Drain Off Leakage, ID (Off ) VS = 1 V/10 V, VD = 10 V/1 V (see Figure 24) ±0.002 nA typ ±0.1 ±0.6 ±1 nA max Channel On Leakage, ID, IS (On) VS = VD = 1 V or 10 V (see Figure 25) ±0.01 nA typ ±0.2 ±0.6 ±1 nA max DIGITAL INPUTS Input High Voltage, VINH 2.0 V min Input Low Voltage, VINL 0.8 V max Input Current, IINL or IINH VIN = VINL or VINH 0.001 μA typ ±0.1 μA max Digital Input Capacitance, CIN 3 pF typ DYNAMIC CHARACTERISTICS1 tON RL = 300 Ω, CL = 35 pF, VS = 8 V (see Figure 26) 190 ns typ 250 300 345 ns max tOFF RL = 300 Ω, CL = 35 pF, VS = 8 V (see Figure 26) 120 ns typ 150 190 225 ns max Break-Before-Make Time Delay RL = 300 Ω, CL = 35 pF, VS1 = VS2 = 8 V (ADG1223 Only), tBBM (see Figure 27) 70 ns typ 10 ns min Charge Injection, QINJ 0.2 pC typ VS = 6 V, RS = 0 Ω, CL = 1 nF (see Figure 28) Off Isolation 75 dB typ RL = 50 Ω, CL =1 pF, f = 1 MHz (see Figure 29) Channel-to-Channel Crosstalk 90 dB typ RL = 50 Ω, CL = 1 pF, f = 1 MHz (see Figure 30) −3 dB Bandwidth 550 MHz typ RL = 50 Ω, CL = 1 pF (see Figure 31) CS (Off ) VS = 6 V, f = 1 MHz 2.1 pF typ 2.6 pF max CD (Off ) VS = 6 V, f = 1 MHz 2.1 pF typ 2.6 pF max CD, CS (On) VS = 6 V, f = 1 MHz 3.8 pF typ 4.6 pF max POWER REQUIREMENTS VDD = 13.2 V IDD 0.001 μA typ Digital inputs = 0 V or VDD 1.0 μA max Digital inputs = 0 V or VDD 140 μA typ Digital inputs = 5 V 190 μA max Digital inputs = 5 V VDD 5/16.5 V min/max VSS = 0 V, GND = 0 V 1 Guaranteed by design, not subject to production test. Rev. B | Page 5 of 16 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS DUAL SUPPLY SINGLE SUPPLY ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE
Data Sheet ADG1221/ADG1222/ADG1223 Temperature Parameter 25°C –40°C to +85°C –40°C to +125°C Unit Test Conditions/Comments
Drain Off Leakage, ID (Off ) VS = 1 V/10 V, VD = 10 V/1 V (see Figure 24) ±0.002 nA typ ±0.1 ±0.6 ±1 nA max Channel On Leakage, ID, IS (On) VS = VD = 1 V or 10 V (see Figure 25) ±0.01 nA typ ±0.2 ±0.6 ±1 nA max DIGITAL INPUTS Input High Voltage, VINH 2.0 V min Input Low Voltage, VINL 0.8 V max Input Current, IINL or IINH VIN = VINL or VINH 0.001 μA typ ±0.1 μA max Digital Input Capacitance, CIN 3 pF typ DYNAMIC CHARACTERISTICS1 tON RL = 300 Ω, CL = 35 pF, VS = 8 V (see Figure 26) 190 ns typ 250 300 345 ns max tOFF RL = 300 Ω, CL = 35 pF, VS = 8 V (see Figure 26) 120 ns typ 150 190 225 ns max Break-Before-Make Time Delay RL = 300 Ω, CL = 35 pF, VS1 = VS2 = 8 V (ADG1223 Only), tBBM (see Figure 27) 70 ns typ 10 ns min Charge Injection, QINJ 0.2 pC typ VS = 6 V, RS = 0 Ω, CL = 1 nF (see Figure 28) Off Isolation 75 dB typ RL = 50 Ω, CL =1 pF, f = 1 MHz (see Figure 29) Channel-to-Channel Crosstalk 90 dB typ RL = 50 Ω, CL = 1 pF, f = 1 MHz (see Figure 30) −3 dB Bandwidth 550 MHz typ RL = 50 Ω, CL = 1 pF (see Figure 31) CS (Off ) VS = 6 V, f = 1 MHz 2.1 pF typ 2.6 pF max CD (Off ) VS = 6 V, f = 1 MHz 2.1 pF typ 2.6 pF max CD, CS (On) VS = 6 V, f = 1 MHz 3.8 pF typ 4.6 pF max POWER REQUIREMENTS VDD = 13.2 V IDD 0.001 μA typ Digital inputs = 0 V or VDD 1.0 μA max Digital inputs = 0 V or VDD 140 μA typ Digital inputs = 5 V 190 μA max Digital inputs = 5 V VDD 5/16.5 V min/max VSS = 0 V, GND = 0 V 1 Guaranteed by design, not subject to production test. Rev. B | Page 5 of 16 Document Outline FEATURES APPLICATIONS FUNCTIONAL BLOCK DIAGRAM GENERAL DESCRIPTION REVISION HISTORY SPECIFICATIONS DUAL SUPPLY SINGLE SUPPLY ABSOLUTE MAXIMUM RATINGS THERMAL RESISTANCE ESD CAUTION PIN CONFIGURATION AND FUNCTION DESCRIPTIONS TERMINOLOGY TYPICAL PERFORMANCE CHARACTERISTICS TEST CIRCUITS OUTLINE DIMENSIONS ORDERING GUIDE