Datasheet AD73322L (Analog Devices) - 3
| 制造商 | Analog Devices |
| 描述 | Low Cost, Low Power CMOS General-Purpose Dual Analog Front End |
| 页数 / 页 | 48 / 3 — AD73322L. REVISION HISTORY. 12/04—Rev. 0 to Rev. A. 4/01—Revision 0: … |
| 修订版 | A |
| 文件格式/大小 | PDF / 1.2 Mb |
| 文件语言 | 英语 |
AD73322L. REVISION HISTORY. 12/04—Rev. 0 to Rev. A. 4/01—Revision 0: Initial Version
该数据表的模型线
文件文字版本
link to page 34 link to page 35 link to page 35 link to page 35 link to page 36 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 37 link to page 38 link to page 38 link to page 38 link to page 38 link to page 38 link to page 40 link to page 41 link to page 43 link to page 46 link to page 47
AD73322L
Analog Output...34 Mixed-Mode Operation...37 Differential-to-Single-Ended Output ...35 Interrupts ...37 Digital Interfacing ...35 Initialization...38 Cascade Operation..35 Running the AD73322L with ADCs or DACs in Power-Down ...38 Grounding and Layout ...36 DAC Timing Control Example ...40 DSP Programming Considerations ..37 Configuring an AD73322L to Operate in Data Mode ...41 DSP SPORT Configuration ...37 Configuring an AD73322L to Operate in Mixed Mode ..43 DSP SPORT Interrupts...37 Outline Dimensions..46 DSP Software Considerations When Interfacing to the AD73322L ..37 Ordering Guide ...47 Operating Mode ..37
REVISION HISTORY 12/04—Rev. 0 to Rev. A
Updated Format.. Universal Updated Outline Dimensions..46 Changes to Ordering Guide...47
4/01—Revision 0: Initial Version
Rev. A | Page 3 of 48 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS CURRENT SUMMARY SIGNAL RANGES TIMING CHARACTERISTICS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TERMINOLOGY ABBREVIATIONS TYPICAL PERFORMANCE CHARACTERISTICS AND FUNCTIONAL BLOCK DIA FUNCTIONAL DESCRIPTIONS ENCODER CHANNELS PROGRAMMABLE GAIN AMPLIFIER ADC ANALOG SIGMA-DELTA MODULATOR DECIMATION FILTER ADC CODING DECODER CHANNEL DAC CODING INTERPOLATION FILTER ANALOG SMOOTHING FILTER AND PGA DIFFERENTIAL OUTPUT AMPLIFIERS VOLTAGE REFERENCE ANALOG AND DIGITAL GAIN TAPS DIGITAL GAIN TAP SERIAL PORT (SPORT) SPORT OVERVIEW SPORT REGISTER MAPS MASTER CLOCK DIVIDER SERIAL CLOCK RATE DIVIDER SAMPLE RATE DIVIDER DAC ADVANCE REGISTER CONTROL REGISTER A CONTROL REGISTER B CONTROL REGISTER C CONTROL REGISTER D CONTROL REGISTER E CONTROL REGISTER F CONTROL REGISTER G CONTROL REGISTER H OPERATION RESETTING THE AD73322L POWER MANAGEMENT OPERATING MODES PROGRAM (CONTROL) MODE DATA MODE MIXED PROGRAM/DATA MODE DIGITAL LOOP-BACK MODE SPORT LOOP-BACK MODE ANALOG LOOP-BACK MODE INTERFACING CASCADE OPERATION PERFORMANCE ENCODER SECTION ENCODER GROUP DELAY DECODER SECTION ON-CHIP FILTERING DECODER GROUP DELAY DESIGN CONSIDERATIONS ANALOG INPUTS INTERFACING TO AN ELECTRET MICROPHONE ANALOG OUTPUT DIFFERENTIAL-TO-SINGLE-ENDED OUTPUT DIGITAL INTERFACING CASCADE OPERATION GROUNDING AND LAYOUT DSP PROGRAMMING CONSIDERATIONS DSP SPORT CONFIGURATION DSP SPORT INTERRUPTS DSP SOFTWARE CONSIDERATIONS WHEN INTERFACING TO THE AD73322L OPERATING MODE MIXED-MODE OPERATION INTERRUPTS INITIALIZATION RUNNING THE AD73322L WITH ADCS OR DACS IN POWER-DOWN DAC TIMING CONTROL EXAMPLE CONFIGURING AN AD73322L TO OPERATE IN DATA MODE CONFIGURING AN AD73322L TO OPERATE IN MIXED MODE OUTLINE DIMENSIONS ORDERING GUIDE
AD73322L
Analog Output...34 Mixed-Mode Operation...37 Differential-to-Single-Ended Output ...35 Interrupts ...37 Digital Interfacing ...35 Initialization...38 Cascade Operation..35 Running the AD73322L with ADCs or DACs in Power-Down ...38 Grounding and Layout ...36 DAC Timing Control Example ...40 DSP Programming Considerations ..37 Configuring an AD73322L to Operate in Data Mode ...41 DSP SPORT Configuration ...37 Configuring an AD73322L to Operate in Mixed Mode ..43 DSP SPORT Interrupts...37 Outline Dimensions..46 DSP Software Considerations When Interfacing to the AD73322L ..37 Ordering Guide ...47 Operating Mode ..37
REVISION HISTORY 12/04—Rev. 0 to Rev. A
Updated Format.. Universal Updated Outline Dimensions..46 Changes to Ordering Guide...47
4/01—Revision 0: Initial Version
Rev. A | Page 3 of 48 Document Outline FEATURES APPLICATIONS GENERAL DESCRIPTION FUNCTIONAL BLOCK DIAGRAM SPECIFICATIONS CURRENT SUMMARY SIGNAL RANGES TIMING CHARACTERISTICS TIMING DIAGRAMS ABSOLUTE MAXIMUM RATINGS ESD CAUTION PIN CONFIGURATIONS AND FUNCTION DESCRIPTIONS TERMINOLOGY ABBREVIATIONS TYPICAL PERFORMANCE CHARACTERISTICS AND FUNCTIONAL BLOCK DIA FUNCTIONAL DESCRIPTIONS ENCODER CHANNELS PROGRAMMABLE GAIN AMPLIFIER ADC ANALOG SIGMA-DELTA MODULATOR DECIMATION FILTER ADC CODING DECODER CHANNEL DAC CODING INTERPOLATION FILTER ANALOG SMOOTHING FILTER AND PGA DIFFERENTIAL OUTPUT AMPLIFIERS VOLTAGE REFERENCE ANALOG AND DIGITAL GAIN TAPS DIGITAL GAIN TAP SERIAL PORT (SPORT) SPORT OVERVIEW SPORT REGISTER MAPS MASTER CLOCK DIVIDER SERIAL CLOCK RATE DIVIDER SAMPLE RATE DIVIDER DAC ADVANCE REGISTER CONTROL REGISTER A CONTROL REGISTER B CONTROL REGISTER C CONTROL REGISTER D CONTROL REGISTER E CONTROL REGISTER F CONTROL REGISTER G CONTROL REGISTER H OPERATION RESETTING THE AD73322L POWER MANAGEMENT OPERATING MODES PROGRAM (CONTROL) MODE DATA MODE MIXED PROGRAM/DATA MODE DIGITAL LOOP-BACK MODE SPORT LOOP-BACK MODE ANALOG LOOP-BACK MODE INTERFACING CASCADE OPERATION PERFORMANCE ENCODER SECTION ENCODER GROUP DELAY DECODER SECTION ON-CHIP FILTERING DECODER GROUP DELAY DESIGN CONSIDERATIONS ANALOG INPUTS INTERFACING TO AN ELECTRET MICROPHONE ANALOG OUTPUT DIFFERENTIAL-TO-SINGLE-ENDED OUTPUT DIGITAL INTERFACING CASCADE OPERATION GROUNDING AND LAYOUT DSP PROGRAMMING CONSIDERATIONS DSP SPORT CONFIGURATION DSP SPORT INTERRUPTS DSP SOFTWARE CONSIDERATIONS WHEN INTERFACING TO THE AD73322L OPERATING MODE MIXED-MODE OPERATION INTERRUPTS INITIALIZATION RUNNING THE AD73322L WITH ADCS OR DACS IN POWER-DOWN DAC TIMING CONTROL EXAMPLE CONFIGURING AN AD73322L TO OPERATE IN DATA MODE CONFIGURING AN AD73322L TO OPERATE IN MIXED MODE OUTLINE DIMENSIONS ORDERING GUIDE