Datasheet OPA205, OPA2205, OPA4205 (Texas Instruments) - 5
| 制造商 | Texas Instruments |
| 描述 | Dual, rail-to-rail bipolar precision e-trim op amp with low input bias current and low noise |
| 页数 / 页 | 47 / 5 — OPA205. , OPA2205. , OPA4205. www.ti.com. Figure 5-3. OPA4205 PW Package, … |
| 文件格式/大小 | PDF / 3.0 Mb |
| 文件语言 | 英语 |
OPA205. , OPA2205. , OPA4205. www.ti.com. Figure 5-3. OPA4205 PW Package, 14-Pin TSSOP and D Package, 14-Pin SOIC (Top View)
该数据表的模型线
文件文字版本
OPA205 , OPA2205 , OPA4205 www.ti.com
SBOS962F – APRIL 2020 – REVISED MARCH 2023 OUT A 1 14 OUT D 2 ±IN A 13 ±IN D +IN A 3 12 +IN D V+ 4 11 V± +IN B 5 10 +IN C 6 ±IN B 9 ±IN C OUT B 7 8 OUT C Not to scale
Figure 5-3. OPA4205 PW Package, 14-Pin TSSOP and D Package, 14-Pin SOIC (Top View) Pin Functions: OPA4205 PIN TYPE DESCRIPTION NAME NO.
+IN A 3 Input Noninverting input, channel A +IN B 5 Input Noninverting input, channel B +IN C 10 Input Noninverting input, channel C +IN D 12 Input Noninverting input, channel D –IN A 2 Input Inverting input, channel A –IN B 6 Input Inverting input, channel B –IN C 9 Input Inverting input, channel C –IN D 13 Input Inverting input, channel D OUT A 1 Output Output, channel A OUT B 7 Output Output, channel B OUT C 8 Output Output, channel C OUT D 14 Output Output, channel D V+ 4 — Positive (highest) power supply V– 11 — Negative (lowest) power supply Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 5 Product Folder Links: OPA205 OPA2205 OPA4205 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information: OPA205 6.5 Thermal Information: OPA2205 6.6 Thermal Information: OPA4205 6.7 Electrical Characteristics: VS = ±5 V 6.8 Electrical Characteristics: VS = ±15 V 6.9 Typical Characteristics 7 Parameter Measurement Information 7.1 Typical Specifications and Distributions 8 Detailed Description 8.1 Overview 8.2 Functional Block Diagram 8.3 Feature Description 8.3.1 Input Offset Trimming 8.3.2 Lower Input Bias With Super-Beta Inputs 8.3.3 Overload Power Limiter 8.3.4 EMI Rejection 8.4 Device Functional Modes 9 Application and Implementation 9.1 Application Information 9.2 Typical Applications 9.2.1 High-Precision Signal-Chain Input Buffer 9.2.1.1 Design Requirements 9.2.1.2 Detailed Design Procedure 9.2.1.3 Application Curves 9.2.2 Discrete, Two-Op-Amp Instrumentation Amplifier 9.2.3 Second-Order Low-Pass Filter 9.3 Power Supply Recommendations 9.4 Layout 9.4.1 Layout Guidelines 9.4.2 Layout Example 10 Device and Documentation Support 10.1 Device Support 10.1.1 Development Support 10.1.1.1 PSpice® for TI 10.2 Documentation Support 10.2.1 Related Documentation 10.3 Receiving Notification of Documentation Updates 10.4 Support Resources 10.5 Trademarks 10.6 Electrostatic Discharge Caution 10.7 Glossary 11 Mechanical, Packaging, and Orderable Information
SBOS962F – APRIL 2020 – REVISED MARCH 2023 OUT A 1 14 OUT D 2 ±IN A 13 ±IN D +IN A 3 12 +IN D V+ 4 11 V± +IN B 5 10 +IN C 6 ±IN B 9 ±IN C OUT B 7 8 OUT C Not to scale
Figure 5-3. OPA4205 PW Package, 14-Pin TSSOP and D Package, 14-Pin SOIC (Top View) Pin Functions: OPA4205 PIN TYPE DESCRIPTION NAME NO.
+IN A 3 Input Noninverting input, channel A +IN B 5 Input Noninverting input, channel B +IN C 10 Input Noninverting input, channel C +IN D 12 Input Noninverting input, channel D –IN A 2 Input Inverting input, channel A –IN B 6 Input Inverting input, channel B –IN C 9 Input Inverting input, channel C –IN D 13 Input Inverting input, channel D OUT A 1 Output Output, channel A OUT B 7 Output Output, channel B OUT C 8 Output Output, channel C OUT D 14 Output Output, channel D V+ 4 — Positive (highest) power supply V– 11 — Negative (lowest) power supply Copyright © 2023 Texas Instruments Incorporated Submit Document Feedback 5 Product Folder Links: OPA205 OPA2205 OPA4205 Document Outline 1 Features 2 Applications 3 Description Table of Contents 4 Revision History 5 Pin Configuration and Functions 6 Specifications 6.1 Absolute Maximum Ratings 6.2 ESD Ratings 6.3 Recommended Operating Conditions 6.4 Thermal Information: OPA205 6.5 Thermal Information: OPA2205 6.6 Thermal Information: OPA4205 6.7 Electrical Characteristics: VS = ±5 V 6.8 Electrical Characteristics: VS = ±15 V 6.9 Typical Characteristics 7 Parameter Measurement Information 7.1 Typical Specifications and Distributions 8 Detailed Description 8.1 Overview 8.2 Functional Block Diagram 8.3 Feature Description 8.3.1 Input Offset Trimming 8.3.2 Lower Input Bias With Super-Beta Inputs 8.3.3 Overload Power Limiter 8.3.4 EMI Rejection 8.4 Device Functional Modes 9 Application and Implementation 9.1 Application Information 9.2 Typical Applications 9.2.1 High-Precision Signal-Chain Input Buffer 9.2.1.1 Design Requirements 9.2.1.2 Detailed Design Procedure 9.2.1.3 Application Curves 9.2.2 Discrete, Two-Op-Amp Instrumentation Amplifier 9.2.3 Second-Order Low-Pass Filter 9.3 Power Supply Recommendations 9.4 Layout 9.4.1 Layout Guidelines 9.4.2 Layout Example 10 Device and Documentation Support 10.1 Device Support 10.1.1 Development Support 10.1.1.1 PSpice® for TI 10.2 Documentation Support 10.2.1 Related Documentation 10.3 Receiving Notification of Documentation Updates 10.4 Support Resources 10.5 Trademarks 10.6 Electrostatic Discharge Caution 10.7 Glossary 11 Mechanical, Packaging, and Orderable Information